<Back to Search
Lead Integration Engineer
Austin, TXApril 5th, 2026
Senior Integration Engineer Do you have experience working in the Semiconductor industry with MEM' s based technology? Our client, located in Austin, TX area builds cutting edge products for some of the most prominent fortune 100 companies in the wor Engineer, Integration, Process, Staffing, Technology
539 matching similar jobs near Austin, TX
- Reliability Engineer II
- IC Packaging Integration Engineer
- Package Layout Design Engineer , Annapurna Labs - AI Silicon Packaging
- Mac Reliability Engineer
- Packaging Assembly Engineer
- Senior Principal Test Architect
- Product Reliability Engineer
- Package Design Engineer
- SoC Design/Integration & Synthesis Engineer
- Hardware Design Engineer (Analog) - Aerospace Industry
- GPU Physical Verification Design Engineer
- Ai Solution Principal Systems Development Engineer
- Design Engineering Manager, Texas Institute for Electronics
- Senior Manufacturing Execution System Administrator, Texas Institute for Electronics.
- Technical Staff-Network Architect
- Oracle Health Principal Consultant - Perioperative
- CMM Technician
- Senior Mechanical Design Engineer - Server/Board
- Wireless Systems Engineer
- Head of Transformer Design Engineering
- Manufacturing Engineer, Trainium Manufacturing, Quality and Reliability
- Sr. Manufacturing Engineer, Data Center Engineering - Electrical Products and Services
- CPU Design Timing Engineer
- SoC Characterization Product Engineer
- CPU Full Chip Physical Integration Engineer
- SoC UPF Methodology Engineer
- ASIC Verification Engineer - Acacia (Hybrid)
- Staff SoC RTL Performance Analysis Engineer
- GPU Top Level Physical Design Engineer
- Gate-level SigEM/SEB/FIT CAD Engineer
- CAD Engineer - Circuit Simulation Methodology
- CAD Engineer - Custom EMIR Methodology
- Reliability Engineer
- FPGA Development Engineer, Annapurna Labs
- Sr. FPGA Modem and Physical Layer Development Engineer, Amazon Leo
- Controls Design Engineer, Controls
- ASIC Test Engineer, Annapurna Silicon Operations
- Senior ASIC Design Infrastructure & Methodologies engineer, MLA-MI - Annapurna Labs
- Design for Test Engineer
- Analog Design Engineer (AB-64000876)